Introduction {#S1}
============

The grand challenge of exascale computing, 10^18^ operations/second, calls for a dramatic change in hardware of the current petascale supercomputers. A paradigm shift is needed to tackle the issue of processing the explosively growing Big Data from different sources, which are mostly images and videos as the most time and power-consuming task for the existing Von-Neumann computing machines (VNCs). Filling the gap between the performance of the current computing systems and the brain requires development of a computing system with similar features as the brain; brain-inspired computing systems, so-called neuromorphic computing systems (NCSs). Such systems overcome the limitation of the word-at-a-time thinking of the VNCs by massive parallel data processing similar to the brain ([@B54]; [@B12]; [@B21]; [@B24]; [@B48]). An NCS includes many parallel processors (neurons) communicating using simple messages (spikes) through programmable memory units (synapses). Although significant progress has been made in the CMOS implementation of NCSs, there are some fundamental limits to the simultaneous improvement of area and power in CMOS-based NCS ([@B18]). Such limits have driven a significant effort to investigate beyond-CMOS NCSs. The spin-based devices integrated with electronics (i.e., spintronics) have opened a door for designers to implement low-power high-density NCSs. In spintronic-based NCSs, magnetic switching in magnetic tunnel junction (MTJ) ([@B18]) or magnetic oscillation in spin-torque nano-oscillator (STNO) ([@B58], [@B57]; [@B29]) is used to mimic neuron firing. While using oscillation of magnetic moment decreases the power consumption by an order of magnitude compared with the magnetic moment switching \[critical current: ∼10^6^ Acm^--2^([@B9]) vs. ∼10^--7^Acm^--2^ ([@B19])\], still there is a huge gap between spintronic-based NCSs and the brain in terms of power consumption and speed. This is due to the fact that the traditional way of oscillating the magnetic moment through the bias current consumes high power and it is done at low speeds. Hence, there is a crucial need for eliminating or decreasing the bias current in spintronic-based NCSs.

Magnetic tunnel junctions and STNOs can be used to perform Bayesian computation in networks inspired by cortical microcircuits of pyramidal stochastic neurons. This type of neurons spikes stochastically, observed in the cortex ([@B46]). The membrane voltage of a cell can change from the rest potential to oscillatory mode as a result of bifurcation ([@B6]). This is very similar to what happen inside STNOs, where the magnetization of FL starts to oscillate by increasing the current passing through the STNO to the currents higher than critical current (Hopf bifurcation). On the other hand, STNOs can show different precession modes based on their bias current (out-of-plane precession and in-plane precession with small or large angle), which are as the result of different bifurcation types, e.g., Hopf bifurcation causes in plane precession and heteroclinic bifurcation leads to out-of-plane precession ([@B37]). However, in this work, the STNOs with in-plane precession have been used and in order to mimic neuron firing the transition from the magnetization resting state (non-oscillating) to the magnetization oscillation is utilized. It should be noted that the STNOs cannot be used to mimic all bifurcations, for example STNOs unable to mimic SNIC (saddle node on an invariant circle) bifurcation where the f-I curve is continuous ([@B6]). In neural networks inspired by biological behavior, the activation function represents the rate of action potential firing in the cell ([@B22]). In this manuscript, STNOs are used to implement the binary activation function, which is widely used to implement the linear perceptrons in neural networks. The weakness of this type of activation function is that the number of neurons needed for achieving a certain amount of accuracy increases. However, the main goal of this manuscript is to investigate the proof-of-the-concept of improving the performance of the STNO-based systems by elevating the temperature of the STNOs using laser illumination. The STNO-based NCS is used as an application to explore the effectiveness of the proposed idea.

In this manuscript, for the first time to our knowledge, we propose to design a laser-assisted STNO-based NCS (LAO-NCS) to improve power consumption of the state-of-the-art NCSs by at least 40%; narrowing the gap of power efficiency between the Brain and the current NCSs.

Spin Torque Nano-Oscillators Basics {#S1.SS1}
-----------------------------------

The schematic of an STNO is shown in [Figure 1A](#F1){ref-type="fig"}, which consists of a Pinned Layer (PL) with fixed magnetization and a free layer (FL) with changeable magnetization direction separated by a tunneling oxide layer e.g., MgO or Al~2~O~3~. [Figure 1B](#F1){ref-type="fig"} shows the magnetization direction of the free layer (m) and different torques acting on it ([@B58]). T~P~ describes the precession torque that leads to the oscillation of m. T~D~ is the damping torque that aligns m with H~eff~ and T~STT~ is the spin-transfer torque caused by a bias current ([@B57]). The interaction of T~STT~ and T~D~ determines the oscillatory orbit of m. As T~STT~ increases, m will be placed in an orbit farther than H~eff~, which will lead to a lower frequency of oscillation of m as shown in [Figure 1B](#F1){ref-type="fig"} ([@B10]). It is shown experimentally and through simulation that the frequency of the STNO can be locked to the frequency of an RF current passing through it ([@B43], [@B42]) or an external oscillating RF field ([@B47]). Moreover, the frequency of two STNOs can lock if they are close to each other ([@B25]). In STNO-based NCSs, the frequency locking of the STNO and comparing its output power with a threshold power are two mechanisms used to implement neuron firing. However, in all cases, a very high DC current (i.e., bias current) is needed flowing through the STNO to generate the required torque (i.e., T~STT~).

![**(A)** The schematic view of a MTJ as spin torque nano-oscillators (STNO) and **(B)** the magnetization direction of MTJ free layer (FL) and torques acting on it.](fnins-13-01429-g001){#F1}

Effect of Raising Temperature on Spin Torque Nano-Oscillators {#S1.SS2}
-------------------------------------------------------------

The dynamic behavior of the FL magnetic moment is modeled using Landau-Lifshitz-Gilbert-Slonczewski (LLGS) equation as follows ([@B46]):
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where, α, and $\hat{m}$ are the gyromagnetic ratio, Gilbert damping factor and magnetization of the FL, respectively. ${\overset{\rightarrow}{H}}_{EFF}$ is the effective magnetic field acting on FL described by ${\overset{\rightarrow}{H}}_{EFF} = {{\overset{\rightarrow}{H}}_{UA} + {\overset{\rightarrow}{H}}_{ex} + {\overset{\rightarrow}{H}}_{TF}}$, where ${\overset{\rightarrow}{H}}_{UA}$, ${\overset{\rightarrow}{H}}_{ex}$, and ${\overset{\rightarrow}{H}}_{TF}$ are uniaxial anisotropy field, external magnetic field and thermal fluctuations field, respectively. $N_{s} = \frac{M_{S}V}{\mu_{B}}$ is the number of spins in the FL of volume V (*M*~*S*~ is the saturation magnetization and μ~*B*~ is Bohr magneton) and *I*~*s*~ is the input spin current. The first term in (1) represents the precession torque (T~*P*~) that makes $\hat{m}$ precess around the easy axis. The second term is the damping term (T~*D*~) that tries to align $\hat{m}$ with easy axis. The third term represents the transverse component of spin current being absorbed by $\hat{m}$ (T~*STT*~). In the absence of third term (no current passing through STNO), and in the equilibrium, $\hat{m}$ is aligned with easy axis. By increasing the current, the third term starts to increase, and m starts to oscillate around the easy axis. Higher currents will make the $\hat{m}$ to be placed on orbit farther than easy axis (i.e., higher output power). Increasing the temperature affects the dynamic behavior of the FL through decreasing the saturation magnetization (M~*S*~) of it, decreasing the resistance of the STNO and increasing the dispersion of the initial deviation of the magnetic moment from easy axis due to higher thermal fluctuations.

### Saturation Magnetization {#S1.SS2.SSS1}

It is shown theoretically ([@B2]) and experimentally ([@B1]) that the dependency of M~*S*~ can be well described by Bloch's law as follows:
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where *T* is the absolute temperature in Kelvin and *M*~*S*~(0) is the saturation magnetization at 0K, and *T*^∗^ is a fitting factor. Equation (2) shows that increasing the temperature decreases the M~*S*~(T). This will lead to a degradation of the uniaxial anisotropy field, which decreases the minimum current required for the FL magnetic oscillation.

### Resistance {#S1.SS2.SSS2}

Two tunneling mechanisms contribute to the STNO resistance including electron spin-polarized direct elastic tunneling and spin independent tunneling. The total conductance of the STNO can be described as ([@B52]).
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where θ is the angle between the magnetization of the FL and the PL. P~1~ and P~2~ are the effective tunneling spin polarization of the magnetic layers. G~*T*~ is the pre-factor for direct elastic tunneling. All these parameters are temperature-dependent. Elevating the temperature will increase G~*T*~ and reduces P~1~ and P~2~ ([@B52]). As a result, R~*P*~ is almost independent of temperature while R~*AP*~ reduces approximately linearly with temperature. This has been experimentally shown in [@B52], [@B50], and [@B23].

### Thermal Fluctuations {#S1.SS2.SSS3}

The effect of temperature on random fluctuating field can be modeled by ${\overset{\rightarrow}{H}}_{TF}$ while its *x*, *y*, and *z* components have uncorrelated Gaussian distribution with zero mean and $\sqrt{\left( {2\alpha k_{B}T} \right)/\left( {\gamma M_{S}V\bigtriangleup t} \right)}$ standard deviation ([@B7]; [@B45]; [@B59]). α, k~*B*~, γ, V, and Δt are the Gilbert damping parameter, the Boltzmann's constant, the gyromagnetic ratio, the volume of the FL and the integration time step. Elevating the temperature will increase the dispersion of ${\overset{\rightarrow}{H}}_{TF}$, which leads to an easier oscillation of the FL magnetic moment. In order to explore the mentioned effects on oscillation behavior of the STNO at elevated temperatures, different characteristics of the STNO (e.g., resistance, TMR, and output power of the oscillation) have been measured at different temperatures from 27°C up to 100°C in section "Memristor Behavior at Elevated Temperatures."

Memristor Behavior at Elevated Temperatures {#S1.SS3}
-------------------------------------------

Tantalum-oxide (TaO~*x*~) memristors are one of the best candidate in memory and NCS applications due to their unique characteristics such as CMOS compatibility ([@B13]), low power operation ([@B49]), high endurance ([@B31]), and long retention of states ([@B38]). The conduction mechanism of the TaO~*x*~ memristors can be modeled by two parallel conduction mechanisms including hopping conduction and Schottky thermionic emission ([@B20]) as follows:
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where, *k*~*B*~ is the Boltzmann constant, *I* is the hopping distance, *W* is the hopping energy, ζ is the wave function localization, *F* is the applied field (converts from V), *T* is the temperature, *v*~*ph*~ is the vibrational phonon frequency, *A* is the reduced effective Richardson constant multiplied by active device area, *ϕBo* is the barrier height, and β is the barrier lowering factor. *N* is proportional to the density of electrons in the conduction path multiplied by the relevant conducting area. Based on this model, which is well fitted with experimental results, the temperature dependence of TaO~*x*~ memristor resistance can be divided into two regions called cold and hot regions ([@B20]). In the cold region (*T* ≤ 350K), the state-dependent hopping conduction is dominant and the resistance of memristor is almost temperature insensitive. In the hot region, however, the Schottky emission of electrons determines the hot current, and the memristor's resistance decreases with raising the temperature, rapidly. Note that, the amount of resistance change of memristor in hot region depends on the memristor's initial resistance.

Proposed Laser Assisted Neuromorphic Computing System {#S1.SS4}
-----------------------------------------------------

Our novel envisioned LAO-NCS is shown in [Figure 2](#F2){ref-type="fig"}, which is a crossbar array of programmable TaO~*x*~ memristors as synapses and the STNOs as neurons assisted thermally by a narrow laser-pulse. Considering the fact that in many applications, size of the memristor array is much larger than the area of the STNO-based neurons, there is no significant area improvement in stacking the memristor array on top of the STNOs. Hence, the memristor array and the STNOs are supposed to be next to each other in the proposed LAO-NCS. Moreover, this structure allows direct laser illumination on the STNOs' top contacts. The resistance of the memristors can be tuned using an electric signal flowing through them. The NCS operation starts with a calibration phase in which the temperature of the STNOs will be elevated to 100°C and stabilized. Then, the NCS is ready for operation and the processing phase will start. The processing phase can be divided into two steps including stimulation and recovery, which will be repeated in sequence. In the stimulation step, the crossbar array sums the weighted input currents passing them to the STNOs, which are already set in AP-state (the magnetization direction of the FL and the PL are anti-parallel). In case, the weighted input currents are sufficiently large, the FL magnetic moment of the STNO starts to oscillate that will be detected by a sensing circuit immediately, and translated to neuron firing. The sensing circuit should use track and terminate method ([@B17], [@B16]; [@B53]) in order to minimize the energy consumption of the NCS. Immediately after detecting the STNO oscillation, the recovery step begins. In the recovery step, the input corresponding to the fired neuron will be activated in the post-synaptic neuronal layer. Note that one of the advantages of using oscillation instead of magnetic moment switching is that there is no need for switching back the FL magnetization. Hence, the recovery step can be done in a very short time (∼600 ps) compared with the magnetic moment switching (∼2 ns) without extra energy consumption for switching back the magnetic moment. In our approach, the energy consumption needed for starting the STNO oscillation will be lowered significantly by increasing the temperature of the STNO using a nanosecond laser pulse. In fact, increasing the temperature of the STNO will decrease its energy barrier, which leads to a lower bias current needed for starting the oscillation in the STNO. On the other hand, in case, the temperature of TaO~*x*~ memristor array increases to temperatures above 350K due to heat propagation, the resistance of memristors will decrease, as discussed in previous section. However, it seems unlikely that the memristor array temperature reaches above 350K due to limited laser power. Moreover, in order to keep the memristor temperature below 350K, a thermal insulator layer can be placed between the memristor array and the STNOs. Considering the fact that the STNO current passes through the memristor array, the total power consumption of the memristor array will be reduced, significantly. As a result, the power consumption of the LAO-NCS decreases compared with typical spintronic-based NCSs. Considering the fact that the control transistors (T~*ct*~) act as switches, heating them up has no significant impact on the overall performance of the LAO-NCS.

![The schematic view of the novel LAO-NCS. The STNO and memristor act as neuron and synapse, respectively. The STNOs will be heated to 100°C by illuminating a laser pulse.](fnins-13-01429-g002){#F2}

Interaction Between Laser and the Spin Torque Nano-Oscillators {#S1.SS5}
--------------------------------------------------------------

The on-chip laser can be achieved through vertical cavity surface emitting laser (VCSEL) ([@B8]; [@B60]; [@B28]). VCSEL's unique specification is that, in contrast to the conventional edge-emitting semiconductor lasers, its laser beam is emitted perpendicular to its surface, which makes it a proper candidate for on-chip laser applications including the LAO-NCS. The output power of VCSEL can be tuned through changing the supply voltage of its driver ([@B28]). Hence, in order to control the output power of the laser, a CMOS interface circuit is designed, which is described below.

CMOS Interfacing Circuit {#S1.SS6}
------------------------

[Figure 3A](#F3){ref-type="fig"} shows the block diagram of the proposed LAO-NCS. The spintronic layer includes a memristors array, STNOs, T~*c*~, and a sensing circuit. The CMOS interface circuit adjusts the output laser power by manipulating the supply voltage of the laser diode driver (LDD). In this way, the CMOS interfacing block can control the STNO temperature in the spintronic layer. [Figures 3B,C](#F3){ref-type="fig"} show the circuit design of the CMOS interfacing block and its timing diagram, respectively. As mentioned before, the LAO-NCS operating time can be divided to *calibration* and *processing* phases. In the calibration phase, the temperature of the STNO is increased from 27°C to 100°C (first laser pulse with high power), and stabilized at this temperature (second laser pulse with low power). In the processing phase, the STNO temperature will be kept at 100°C with a sequence of low power laser illuminations as shown in [Figure 3C](#F3){ref-type="fig"}. The operation of the CMOS interfacing circuit is as follows. The counter is clocked with a 500 MHz clock and generates the b0, b1, and b2 signals. Then, the logic circuit generates the V~*LDD*~ signal from the output of the counter. During the first pulse of V~*LDD*~, the level shifter is enabled by a logic circuit and the voltage of V~*LDD*~ will be set at V~*DDH*~ that leads to a high output power laser pulse. During the next pulses, the transmission gate is enabled and the level shifter is disabled by the logic circuit. Hence, the voltage of the V~*LDD*~ node is at V~*DD*~ and the laser output power will be lower.

![**(A)** The block diagram of the proposed LAS-NCS including CMOS interfacing block, VCSEL array, LDD, and the spintronic layer. **(B)** CMOS interfacing circuit design. **(C)** Timing diagram of the CMOS interfacing block.](fnins-13-01429-g003){#F3}

Neurons' Readout Approach {#S1.SS7}
-------------------------

The sensing circuit is to sense the magnetization oscillation of the STNOs (neurons) in order to find the fired neuron(s) and activate the corresponding input(s) in the post-synaptic neuronal layer. This can be done either by sensing the frequency or the output power of the oscillating signal across the STNOs, and comparing it with a threshold frequency or a threshold output power. [Figures 4A,B](#F4){ref-type="fig"} shows the measured frequency and the output power of our STNO samples in response to different bias currents. At bias currents lower than 60 μA, the output power of oscillation is very low. As a result, the frequency of oscillation is not detectable. By increasing the bias current, the frequency of oscillation decreases. However, the frequency reduction rate is slow (just 10% frequency reduction at 600 μA). Hence, it is difficult to detect the fired neuron by comparing the frequency of oscillation with a reference frequency. In contrast, thanks to the advances in power detector (PD) circuits, signals with few nano-Watt output power are detectable within few nano-seconds and with micro-Watts power consumption ([@B32]; [@B41]). Hence, the output power of oscillation is used to detect the oscillating STNO.

![The measured **(A)** frequency and **(B)** output power of the STNO versus different bias current from 0 to 600 μA. The frequency of oscillation is unrecognizable from noise at I~Bias~\<60 μA due to low output power of oscillation. The maximum frequency change is 10% @ I~Bias~=600 μA. Output powers higher than 10 nW are detectable by sensing circuits. **(C)** The schematic view of the neuron firing detection approach.](fnins-13-01429-g004){#F4}

The schematic view of the sensing approach is shown in [Figure 4C](#F4){ref-type="fig"}. The current of memristor array passing through the STNO leads to its resistance oscillation. As a result, a weak signal with milli-Volt amplitude oscillating at GHz frequency will appear across the STNO. This weak AC signal, first, will be amplified by a low noise amplifier (LNA). Then, the output signal of LNA will be converted to a DC voltage by the PD. The output voltage of the PD will be compared with a threshold voltage by the comparator. In case, I~*Mem.*~ passing through the STNO will be high enough, the DC output voltage of the PD becomes higher than the threshould voltage. Hence, the output voltage of the comparator switches from "0" to "1" and it will be considered as neuron firing.

Results {#S2}
=======

In order to evaluate the power efficiency of the LAO-NCS, first, the effect of elevating the temperature on the STNO characteristics is measured. Then, based on the measured results, a behavioral model of the STNO is extracted. For TaO~*x*~ memristor, a behavioral model for the temperature dependency of its resistance is extracted based on the data of [@B20]. Finally, both models are used to measure the power consumption of LAO-NCS in MATLAB simulator. The CMOS interface circuit is simulated and validated by HSPICE simulator in 65 nm CMOS technology. The thermal interaction between the laser pulses and the STNO is simulated in COMSOL simulator.

Experimental Measurement {#S2.SS1}
------------------------

In order to explore the effect of rising temperature on the STNO characteristics, we used the STNO stack structure of Substrate/(100) Al~2~O~3~/(3) Ta/(30) CuN/(5) Ta/(17) Pt~38~Mn~62~/(2) CoFe~30~/(0.85) Ru/(2.6) CoFe~40~B~20~/MgO wedge/(1.4) CoFe~40~B~20~/(10) Ru/(150) Cu/(30) Ru (thicknesses in nm). The CoFeB FL has in-plane magnetization. The stack has the circular shape with diameter of 175 nm. The microscopic image of the STNO sample and the schematic view of the deposited layer stack are shown in [Figures 5A,B](#F5){ref-type="fig"}.

![**(A)** The microscopic image and **(B)** schematic view of the MTJ stack as STNO. **(C)** Schematic view of the experimental setup used for characterization of the STNO at different temperatures.](fnins-13-01429-g005){#F5}

To evaluate the output power of the STNO at different temperatures, the experimental setup of [Figure 5C](#F5){ref-type="fig"} is utilized. The bias current is injected to the STNO through T~1~ and T~2~ terminals of the bias-tee. In case, the bias current will be high enough, it will lead to the oscillation of the STNO resistance. This resistance oscillation will provide a micro-volt oscillation at T~3~ terminal of the bias-tee. Finally, the micro-volt oscillation of the STNO is amplified by an amplifier (47 dB) and will be injected to a spectrum analyzer in order to measure the oscillation characteristics of the STNO. The heating plate is used to set the temperature of the STNO at different temperatures above the room temperature. [Figure 6A](#F6){ref-type="fig"} shows the PSD measured at different temperature from 27°C to 100°C for 230 μA bias current (the curves are offset by 10 μV^2^ along the vertical axis for clarity). Note that the impedance mismatch in the acquired spectrum needs to be considered. The input impedance of the amplifier is 50Ω. Hence, considering the resistance mismatch between the amplifier and the STNO, the measured output power is only a fraction of actual emitted power of the STNO. In order to eliminate the effect of impedance mismatch, the integrated matched output power (P~*out*~) of each device is calculated as follows ([@B9]):

![**(A)** The PSD measured at different temperature from 27°C to 100°C for 230 μA bias current, the curves are offset by 10 μV^2^ along the vertical axis for clarity. **(B)** The AP and P states resistance, **(C)** the TMR ratio, **(D)** the integrated matched output power (P~*out*~), and **(E)** the noiseless output power of STNO sample.](fnins-13-01429-g006){#F6}
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where R~*STNO*~ and R~*Amp*~ are the resistance of the STNO and input resistance of the amplifier, respectively. P~*measured*~ is the measured output power based on the spectrum analyzer output. [Figure 6B](#F6){ref-type="fig"} shows the measured STNO resistance in P- and AP-state at different temperatures from 27°C to 100°C. The AP-state resistance is decreased with increasing the temperature and the P-state resistance is almost constant as predicted by equation (3), and shown experimentally before ([@B52]; [@B50]; [@B23]). As a result, the TMR ratio decreases by increasing the temperature ([Figure 6C](#F6){ref-type="fig"}) that shows the typical behavior of MTJs as a function of the bias current. The matched output power (P~*out*~) of the STNO versus the bias current at different temperatures from 27°C to 100°C is shown in [Figure 6D](#F6){ref-type="fig"}. By applying sufficient positive bias current, the oscillation will start, and by further increasing the bias current, the amplitude of the oscillation increases, which leads to a higher output power. Although the decrease in TMR with the bias current and temperature give an adverse result, the total power increases due to the fact that the input power increase dominates. It should be noted that applying a negative bias current will not cause oscillation, but increases the noise power, which leads to a higher P~*out*~. In order to eliminate the effect of noise on P~*out*~, the output power of the negative bias currents are deducted from the output power of the positive bias currents as shown in spin Hall nano-oscillators (SHNOs) ([@B51]). As a result, the minimum bias current needed to detect the STNO oscillation of the fired neuron by the sensing circuit will decrease. This decreases the total energy consumption of the LAO-NCS as will be discussed in section "Hand-Written Digit Recognition Application".

Laser-Spin Torque Nano-Oscillators Interaction {#S2.SS2}
----------------------------------------------

The laser-STNO heat transfer is simulated in the COMSOL multiphysics simulator for the STNO stack ([@B5]). The shape, material and sizing of each layer is exactly similar to the STNO stack used in the experimental measurements. The laser beam is illuminated on the top electrode of the STNO stack to heat up the overall temperature of it. Hence, the top electrode should absorb the maximum laser energy in order to achieve the maximum efficiency. The bottom electrode is made of CuN with a thickness of 30 nm, while the top electrode is made of AlSiCu. Hence, a nanosecond laser with 355 nm wavelength is used to decrease the transmissivity of electrode. The optical transmittance and reflectance of the electrode are around 0.13 and 0.25, respectively ([@B34]). Note that, the transmitted laser will be absorbed by lower layers in the STNO stack and increases its overall temperature. Hence, the energy loss is just related to the reflected laser. This is considered for calculating the total energy consumption described in the next sections. This energy loss can be reduced by engineering the material and surface of the top electrode.

[Figure 7A](#F7){ref-type="fig"} shows the temperature distribution in the STNO stack at the end of calibration phase, which shows a uniform temperature distribution in all parts of the STNO. [Figure 7B](#F7){ref-type="fig"} shows the laser power distribution. The power and the diameter of the laser beam are 71 μW and 350 nm, respectively. [Figure 6C](#F6){ref-type="fig"} shows the normalized laser power in each laser radiation during the calibration and processing phases. The first two consecutive laser pulses do the calibration phase. The first laser pulse is illuminated for 4 ns with 100% power (71 μW) to heat the MTJ stack above 100°C. Then, the laser beam is cut off for 2 ns. The second laser pulse is applied for 4 ns with 30% power (21.3 μW) in order to stabilize the STNO temperature.

![**(A)** The temperature distribution in MTJ stack at the end of calibration phase. **(B)** The laser power distribution. **(C)** The laser power pulse normalized to maximum laser power versus time. **(D)** The maximum and minimum temperature of MTJ stack and the FL temperature versus time.](fnins-13-01429-g007){#F7}

As mentioned before, the processing phase includes the stimulation and recovery steps. In the stimulation step, the inputs will be applied to the NCS and their corresponding response will be calculated by the NCS. The laser is cut off during the stimulation step. Then, the recovery step will be started and the input corresponding to the fired neuron will be activated in the post-synaptic neuronal layer. Moreover, the laser will be illuminated on the STNO with 30% power for 2 ns during the recovery step in order to compensate the heat-loss during the stimulation step. During the recovery step, the NCS inputs are disconnected and the power consumption of the STNOs and the memristor crossbar array is almost zero. This will continue repeatedly to keep the STNO temperature around 100°C. [Figure 7D](#F7){ref-type="fig"} shows the temperature of the FL in the STNO stack, which is almost stabilized around 100°C (∼±5°C). It should be noted that the low temperature variations across the MgO barrier at the STNO stack prevents the reliability issues.

Power Consumption of Spin Torque Nano-Oscillators and Memristor {#S2.SS3}
---------------------------------------------------------------

In this section, the effect of elevating the temperature on power consumption of the STNO and memristor is explored. [Figure 8A](#F8){ref-type="fig"} shows the power consumption of an STNO at different temperatures. In order to calculate the STNO power consumption, the STNO current is supposed to be the minimum current required for starting the oscillation with a detectable output power, ranging from 241 μA at 27°C to 162 μA at 100°C ([Figure 6E](#F6){ref-type="fig"}). The power consumption of STNO at the recovery step is zero. Hence, the calculated power consumption for the STNO is related to the stimulation step. The power consumption of the STNO decreases by 56.3% (127 μW @ 27°C to 55.5 μW @ 100°C) while increasing the temperature to 100°C. This is due to the fact that heating up the STNO reduces its magnetization saturation and effective anisotropy field that tends to keep the magnetization direction of the FL aligned with the easy axis. Note that in real applications, the STNO current depends on the input voltages of the memristor array and the initial resistance of the memristors. Hence, the real power consumption improvement is application-dependent.

![**(A)** The power consumption of an STNO vs. temperature. Power consumption is normalized to its room temperature value. **(B)** The power consumption improvement of memristor with different initial values at different temperature from 40°C to 100°C compared with room temperature (27°C). The solid part is related to memristor current reduction due to STNO current reduction. The dotted part is related to resistance reduction of memristor at elevated temperatures. In order to calculate the power consumption, the STNO and memristor current is supposed to be the minimum current required for starting oscillation (162 μA @ 100°C and 241 μA @ 27°C).](fnins-13-01429-g008){#F8}

In order to calculate the power consumption of TaO~*x*~ memristors at elevated temperatures, the conductance of the memristors and the current passing through them should be measured at different temperatures. However, the amount of conductance increase depends not only on the temperature, but also is a function of the initial resistance of the memristor (weights) and the applied voltage (inputs). [Figure 8B](#F8){ref-type="fig"} shows the power consumption improvement of the TaO~*x*~ memristors with different initial conductance from 0.2 μS to 21 μS at different temperatures from 40°C to 100°C compared with the room temperature (27°C). The solid part is related to memristor current reduction due to the STNO current reduction and the dotted part is related to the resistance reduction of the memristor at elevated temperatures. The conductance range used in [Figure 8B](#F8){ref-type="fig"} is aligned with the experimental data of [@B20] that is used for benchmarking. Considering the fact that the STNO current will be passed through the memristors, the memristor current is considered equal with the STNO current at different temperatures when calculating the memristor power consumption.

As illustrated in [Figure 8B](#F8){ref-type="fig"}, by increasing the memristor temperature to 100°C, the power consumption reduction of 59% for memristors with initial conductance values equal or lower than 2.6 μS is expected. However, for memristors with higher initial conductance values, the conductance increase rate due to the increased temperature is higher which leads to a larger power reduction. Note that most of the power consumption improvement of the memristors is due to the lower current passing through them (e.g., 4.8 μS at 100°C: 54.4% power improvement due to lower current versus 3% power improvement due to resistance reduction), especially at conductance values equal or lower than 2.6 μS. On the other hand, heating up the memristor array requires a laser pulse with higher output power, which reduces the power efficiency of the proposed LAO-NCS. Hence, in the LAO-NCS, the laser is used to heat up the STNOs only and the temperature of memristor array leaved unchanged.

Hand-Written Digit Recognition Application {#S2.SS4}
------------------------------------------

Considering the fact that independent studies of spintronic elements cannot accurately reflect the performance of the whole NCS, the effectiveness of the proposed LAO-NCS is evaluated by the hand-written digit recognition application. To do that, a 196 × 10 NCS is designed to recognize the handwritten digits in MATLAB. Then, the MNIST handwritten digits database ([@B30]) is used to train the NCS and the weights are extracted. The network is trained by 1000 training images using the Scaled Conjugate Gradient (SCG) method for a fully connected feedforward neural network. The size of the images is reduced to 14 × 14 ([Figure 9A](#F9){ref-type="fig"}). Considering the facts that the negative weights cannot be implemented by the memristors, the negative weights are considered as zero ([Figures 9B,C](#F9){ref-type="fig"}). This will reduce the accuracy of system (89% → 54%). In order to compensate the accuracy reduction partially, the positive weights are multiplied by three. This will increase the accuracy from 54% to 71.3%. In the next step, the weights are mapped to the resistance of memristors in the array (the zero weights are considered as open circuit). In order to model the effect of temperature increase on the power consumption of the STNOs, equations are fitted to the experimental results of section "Interaction between Laser and the STNOs" ([Figure 6](#F6){ref-type="fig"}). Then, the fitted equations are used in MATLAB to model the power consumption of the LAO-NCS at different temperatures from 27°C to 100°C. Considering the fact that the laser just illuminated on the STNOs, the temperature of the memristor array is assumed to be lower than 350K (the memristor resistance is constant with respect to its temperature). However, in case, the temperature of the memristor array increases due to heat propagation from the STNOs, the resistance of the memristors slightly reduces that improves the power efficiency of the LAO-NCS. Finally, 1000 test images have been applied to the modeled NCS in MATLAB and the power consumption reduction of the STNOs ([Figure 9D](#F9){ref-type="fig"}) and the memristor array ([Figure 9E](#F9){ref-type="fig"}) is calculated for each test image. The accuracy of the system is 71.3%. This is due to the fact that the negative weights cannot be implemented using memristors. The accuracy can be improved by adding a hidden layer to the system or adding the number of neurons in each layer, which comes with a higher complexity in hardware implementation. However, the main focus of this manuscript is on investigating the effect of raising temperature on the power consumption of the STNO-based NCS.

![**(A)** The size of pictures in MNIST database is reduced to 14 × 14 and used to train the 196 × 10 NCS. **(B)** The original weights after training. **(C)** Weights after setting the negative ones to zero and multiplying the positive ones by 3. The power consumption distribution of **(D)** STNOs and **(E)** memristor array in 196 × 10 NCS for 1000 test images at 27°C and 100°C, respectively. The average power consumption of **(F)** STNOs, memristor array, **(G)** laser, CMOS interface circuit, and the whole NCS at different temperatures from 27°C to 100°C.](fnins-13-01429-g009){#F9}

As illustrated in [Figures 9D,E](#F9){ref-type="fig"}, increasing the temperature from 27°C to 100 has reduced the average power consumption of the memristor array and the STNOs by 54.7% and 55.3%, respectively. Hence, the total power consumption of the spintronic layer is reduced by 54.9% as shown in [Figure 9F](#F9){ref-type="fig"}. This is due to the smaller resistance of the STNOs and the lower bias current passing through the memristors and the STNOs at elevated temperatures. The average power consumption improvement of the STNOs (54.9% in for a single STNO (56.3% in [Figure 8A](#F8){ref-type="fig"}) in previous section. This is due to the fact that the calculated power consumption is the average of power consumption of all STNOs (the oscillating one and the non-oscillating STNOs).

The total power consumption of the LAO-NCS includes the power consumption of the spintronic layer (the memristors and the STNOs), the CMOS interfacing circuit, the CMOS sensing circuit and the laser. However, it should be noted that the sensing circuit is common between the LAO-NCS and typical STNO-based NCS. Hence, it has similar effect on the total power consumption of both circuit. Due to the fact that the calibration phase is done just one time at the beginning of the NCS operation, its power consumption's contribution to the total power consumption of the LAO-NCS is negligible. Hence, the power consumption of the LAO-NCS is calculated only for the processing phase. The power consumption of the CMOS interfacing circuit and the laser are shown in [Figure 9G](#F9){ref-type="fig"} at different temperatures. The power consumption of the CMOS interfacing circuit can be further decreased using low voltage circuit techniques. However, due to its very low power consumption (∼15μW), its effect on the total power consumption is negligible. To achieve a higher temperature, a higher laser power is required. Note that, in stimulation step, the laser is turned off and it has no power consumption. In recovery step, the laser is illuminated for 2 ns with 213 μW power to keep the temperature of the STNOs around 100°C. Considering the fact that the power consumption improvement in the spintronic layer is significantly higher than the power consumption of the laser and the CMOS interfacing circuit, the total power consumption of the LAO-NCS decreases by 40% at 100°C compared with the room temperature.

The power consumption of the CMOS sensing circuit can be estimated as the total power consumption of LNA, PD, and comparator. The power consumption of LNA at required frequency range (1.3--1.5 GHz, [Figure 4A](#F4){ref-type="fig"}) can be estimated around 160 μW ([@B39]). However, this is a wideband LNA and the power consumption of narrowband LNA can be lower ([@B26]). Moreover, PD circuits with power consumption lower than 100 μW are realized in the literatures ([@B32]; [@B41]). Finally, the power consumption of the comparator (\@500 MHz) can be estimated 200 μW ([@B27]). All in all, the total power consumption of the CMOS sensing circuit is estimated to be lower than 400 μW for this specific application.

### Technology Scaling Effect on LAO-NCS {#S2.SS4.SSS1}

Technology scaling will lead to a lower laser power consumption due to the smaller size of the STNOs. As a result, the power efficiency of the LAO-NCS is expected to improve further. As an example, for the STNO samples of [@B36], the STNO area is 60 nm × 70 nm = 4200 nm^2^. Comparing with the STNO samples used in this manuscript with 24052 nm^2^, the STNO samples of [@B36] need a laser pulse with ∼ 38 μW output power in order to increase their temperature up to 100°C. Decreasing the laser power from 213 μW to 38 μW reduces the total power consumption of the NCS at 100°C from 911 μW to 736 μW in [Figure 9G](#F9){ref-type="fig"}. As a result, the power consumption improvement of the LAO-NCS will be increased from 40% to 51.3%.

### Energy Consumption {#S2.SS4.SSS2}

Elevating the temperature reduces the switching time of the MTJs ([@B15]). Since the oscillation mechanism of STNOs is similar with switching, similar trend is expected for the delay before starting the oscillation. Hence, at 100°C, 77% delay reduction can be expected ([@B15]). The energy consumption can be calculated from multiplication of power consumption and delay. Hence, considering 77% delay reduction and 40% power consumption reduction, 86% lower energy consumption of the LAO-NCS at 100°C can be expected compared with a typical STNO-based NCS at room temperature.

### Comparison With CMOS-Based NCS {#S2.SS4.SSS3}

Considering the fact that there is no fully-implemented and integrated spintronic-based NCS, it is hard to perform an accurate comparison between spintronic-based NCS and the CMOs-based NCS. Hence, it is tried to give a general perspective. Synaptic memristors (130 × 10^15^) shows 10--100 times better performance (operation/sec/Watt/cm^2^) over CMOS-based synapses (∼2 × 10^15^) ([@B33]). Furthermore, 2--3 orders of magnitude improvement by MTJ neurons and their sensing circuit (1.2 × 10^8^) is achieved over fully-CMOS implementations (2.3 × 10^5^) ([@B35]). Neurons and their sensing circuits contribute the most to the overall performance. Therefore, 2--3 orders of magnitude performance improvement is expected using MTJ-Memristor NCSs compared with the CMOS-based NCSs. The use of nano-oscillators specified for NCSs, one order of magnitude improvement in performance compared to the use of MTJ neuron, where full switching is used \[critical current density: ∼10^6^ A/cm^2^ ([@B9]) vs. ∼10^7^ A/cm^2^ ([@B19])\], is expected. Finally, thermally assisting STNOs using laser can improve the power consumption by 40%. However, the spin-based devices are suffering from high process variation and relatively high cost compared with their CMOS counterpart.

Comparison With the Other Heating Methods {#S2.SS5}
-----------------------------------------

Thermally assisted MTJ switching in STT-RAMs is widely used to decrease the bias current ([@B56]; [@B40]; [@B4]; [@B11]; [@B44]). Heating up the MTJ is used to improve the FL switching in two different ways including creating a temperature gradient between FL and PL, called Seebeck effect ([@B56]; [@B4]; [@B44]) and heating the MTJ above FL blocking temperature (T~*B*~) to reduce its switching current, called Thermally Assisted Switching -- TAS ([@B40]; [@B3]; [@B11]). In the first method, using a temperature gradient across the MTJ, a pure spin current will be injected to FL. This pure spin current acts as an anti-damping thermal spin torque (also called spin Seebeck torque) and decreases the bias current ([@B44]). Note that in NCS application, heating up the MTJs should not lead to their switching, but heating should ease the switching. This means that the switching should happen by the current flowing from crossbar array with the help of heating. Hence, the Seebeck effect, in original form, cannot be used in NCSs. Moreover, considering the fact that temperature gradient is the source of Seebeck effect, specific time should be allocated for MTJ cooling before starting the next stimulation step that lowers the general speed of the NCS.

In TAS, a modified type of MTJ is needed, where the FL consists of a ferromagnetic layer pinned with a low T~*B*~ antiferromagnet (AF), such as FeMn (90--160°C) or IrMn (120--260°C). The PL is a SyF pinned with a high T~*B*~ antiferromagnet, such as PtMn (350°C) ([@B3]). In standby mode, the FL presents a very high thermal stability, because it is pinned by the low T~*B*~ antiferromagnet. Then, during stimulation phase, the stack heats up in order to ease the FL switching ([@B40]). In TAS, Joule heating is used to heat the MTJ junction above the blocking temperature of antiferromagnetic layer by passing an extra current through it. Then, a magnetic field or a spin polarized current switches the FL magnetization. Finally, while keeping the magnetic field or spin polarized current, the MTJ stack is cooled down.

### Energy Consumption {#S2.SS5.SSS1}

In TAS, in order to heat the FL layer by 200°C, a current density of 2--4 × 10^6^ A.cm^--2^ with a bias voltage of 1.1V is needed for different materials (Prejbeanu et al.; 2013). Hence, the power consumption of the TAS is estimated as 0.53 mW to 1.06 mW for the MTJ stack with a cross section area similar to the MTJ stack used in our simulations \[π × (87.5 nm)^2^ = 24.052 × 10^--15^m^2^\]. The power consumption of LAO for a 200°C temperature increase of the STNO is estimated as 0.4 mW, which shows 1.3X-2.6X lower power consumption compared with the TAS. In addition, the use of LAS has the following advantages over TAS:

1.  The TAS, in its original form, cannot be used in an NCS application because heating all the MTJs above T~*B*~ and passing current through them leads to FL switching in all MTJs.

2.  There is no need for an antiferromagnetic layer close to the FL and the proposed laser assisted method can be applied to typical MTJs.

3.  No heating current line is required, which improves the density.

4.  In contrast with the TAS, which needs a bipolar select transistor in order to inject two bipolar current into the MTJ, LAS can be used with CMOS select transistor.

5.  In TAS, the minimum heating time is limited to 500 ps ([@B3]) due to the fact that the MTJ voltage should not exceed the MTJ breakdown voltage. However, the heating of the ferromagnetic material above Curie temperature by a femto-second laser pulse has been shown experimentally ([@B55]).

In terms of complexity, considering the extra layer (photonic layer) needed in the implementation of the LAO, LAO comes with a higher complexity compared to the Joule heating approach.

Conclusion {#S3}
==========

To reduce the power consumption of future STNO-based NCSs, a microwatt-nanosecond laser pulse is utilized for the first time to ease the magnetic oscillation of the STNO through heating. The power consumption of the spintronic layer and the total power consumption of the proposed LAO-NCS are improved by 54.9% and 40% at *T* = 100°C compared with operation at the room temperature. Moreover, 86% lower energy consumption can be expected for the LAO-NCA at 100°C compared with a typical NCS at the room temperature. It should be noted that scaling the technology and increasing the temperature above 100°C leads to further improvement of the power consumption.
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